

## <u>IN THE UNITED STATES PATENT AND TRADEMARK OFFICE</u>

Applicant:

Jae-Eun Park, et al

**Examiner:** 

Unassigned

Serial No.: 10/604,696

Group Art Unit: Unassigned

Filed:

August 11, 2003

Docket: FIS920030075US1 (16424)

For: DYNAMICALLY PATTERNED SHIELDED \_\_\_ Dated: September 17, 2003

HIGH-Q CONDUCTOR

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with 37 C.F.R. §§ 1.97 and 1.98, it is requested that the four (4) references, which are listed on the attached Form PTO-1449, be made of record in the aboveidentified case.

Applicants are submitting a copy of the cited reference. The relevance of the above-identified reference has been described in the specification.

## **CERTIFICATE OF MAILING UNDER 37 C.F.R. §1.8(a)**

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Box 1450, Alexandria, VA 22313-1450 on

Dated: 9/17/03

G:\Ibm\111\16424\AMEND\16424.ids.supp.1.doc

Inasmuch as this Information Disclosure Statement is being submitted in accordance with the schedule set out in 37 C.F.R. § 1.97(b), no statement or fee is required.

Respectfully submitted,

William C. Roch

Registration No.: 24,972

Scully, Scott, Murphy & Presser 400 Garden City Plaza Garden City, New York 11530 (516) 742-4343

WCR:jf

(Use several sheets if necessary)  SEP 2 2 2003					Docket Number (Options FIS920030075U	Application Number			
					Applicant(s)  Jae-Eun Park, et al				
					Filing Date			Group Art Unit	
1000	D. a. e. mail	10 74 7	U.S	S. PATENT	DOCUMENTS		<u> </u>		
*EXAMINER INITIAL	R E	DOCUMENT NUMBER	DATE	NAME		CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
	-								
						_		. <u>.</u>	
			FORI	EIGN PATE	NT DOCUMENTS				
	REF	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	YES	NO
	<del> </del>	EP0536972B1	14/4/93	Europe				х	-
		JP10208940A	7/8/98	Japan				Х	
	<u> </u>	WO 02/49110 A1	20/6/02	PCT				Х	
		WO 02/50848 A2	27/6/02	PCT				Х	
							j		
	·				uthor, Title, Date, Pert				
	1	"On-Chip Spira Circuits", A I						y integ	rated
EXAMINER					DATE CONSIDER	ED			1
EXAMINER:	Initial nclude	if citation considered, whethe	er or not citation	is in conform	ance with MPEP 609;	Draw line through	n citation if not in	n conformanc	e and not